

Electronics in particle physics

C. de LA TAILLE LAL Orsay Taille@lal.in2p3.fr



IN2P3

INSTITUT NATIONAL DE PRYSIQUE NUCLÉARE ET DE PHYSIQUE DES PARTICULES



Electronics in experiments

A lot of electronics in the experiments...

- Readout electronics : amplification, filtering... : Analog electronics (A,V,C)
- Processing & Trigger electronics : Digital electronics (bits)
- The performance of electronics often impacts on the detectors



Electronics allowing better detectors : trackers



Importance of electronics : calorimeters

- **Calorimetry = energy measurement** (\approx mass)
- Dynamic range : maximum signal/minimum signal (or noise)
 - Typically : $10^3 10^5$
 - Often specified in dB (=20log Vmax/Vmin) = 60 100 dB
 - Also in bits : 2^n = Vmax/vmin = 10 18 bits
- Precision ~1%
 - Energy resolution : $\sigma(E)$
 - Importance of low noise uniformity linearity...



140

130

120

m_w(GeV)

H-> $\gamma \gamma$ in CMS calorimeter

[F. Gianotti

CERN summer students 2003]

8000

Overview of readout electronics

Most front-ends follow a similar architecture



- Very small signals (fC) -> need amplification
- Measurement of amplitude and/or time (ADCs, discris, TDCs)
- Several thousands to millions of channels

sept 2008

Readout electronics : requirements



Detector(s)

- A large variety
- A similar modelization



6x6 pixels,4x4 mm² HgTe absorbers, 65 mK CMS Pixel module







sept 2008

C. de La Taille

Electronics in par

Detector modelization

- Detector = capacitance Cd
 - Pixels : 0.1-10 pF
 - PMs: 3-30pF
 - Ionization chambers 10-1000 pF
 - Capa or transmission line?

Signal : current source

- Pixels : ~100e-/µm
- PMs : 1 photoelectron -> 10⁵-10⁷ e-
- Modelized as an impulse (Dirac):
 i(†)=Q₀δ(†)

Missing :

- High Voltage bias
- Connections, grounding
- Neighbours
- Calibration...





sept 2008

Reading the signal

Signal

- Signal = current source
- Detector = capacitance C_d
- Quantity to measure
 - Charge => integrator needed
 - Time => discriminator + TDC

Integrating on Cd

- Simple : V = Q/C_d
- Gain » : 1/C_d : 1 pF -> 1 mV/fC
- Need a follower to buffer the voltage...
- Input follower capacitance : Ca // Cd
- Gain loss, possible non-linearities
- crosstalk
- Need to empty Cd...





Monolithic active pixels



Ideal charge preamplifier

ideal opamp in transimpedance

- Shunt-shunt feedback
- transimpedance : v_{out}/i_{in}
- Vin-=0 => $V_{out}(\omega)/i_{in}(\omega)$ = Z_f = 1/j ωC_f
- Integrator : v_{out}(†) = -1/C_f ∫ i_{in}(†)d†

« Gain » : 1/C_f : 0.1 pF -> 10 mV/fC

C_f determined by maximum signal

Integration on Cf

- Simple : $V = -Q/C_f$
- Unsensitive to preamp capacitance C_{PA}
- Turns a short signal into a long one
- The front-end of 90% of particle physics detectors...
- But always built with custom circuits...



Voue (V)

t (ns)

Non-ideal charge preamplifier

Finite opamp gain

- $V_{out}(\omega)/i_{in}(\omega) = -Z_f / (1 + C_d / G_0 C_f)$
- Small signal loss in C_d / G₀ C_f << 1 (ballistic deficit)
- Finite opamp bandwidth
 - First order open-loop gain
 - $G(w) = G_0/(1 + j w/w_0)$
 - G₀ : low frequency gain
 - $G_0 \omega_0$: gain bandwidth product

Preamp risetime

- Due to gain variation with w
- Time constant : $T (tau) = C_d / G_0 w_0 C_f$
- Rise-time : † 10-90% = 2.2 т
- Rise-time optimised with $W_{C \text{ or }} C_{f}$



Charge preamp seen from the input

Input impedance with ideal opamp

- Zin = Zf / G+1
- Zin->0 for ideal opmap
- Virtual ground » : Vin = 0
- Minimizes sensitivity to detector impedance
- Minimizes crostalk

Input impedance with real opamp

- Zin = $1/j\omega G_0C_f + 1/G_0\omega_0 C_f$
- Resistive term : Rin = $1/G_0\omega_0 C_f$
 - Exemple : w_c = 10⁹ rad/s C_f = 0.1 pF => Rin = 10 k
- Determines the input time constant :
 - t = R_{eq}C_d Good stability= (...!)

Equivalent circuit :



sept 2008

Crosstalk

Capacitive coupling between neighbours

- Crosstalk signal is differentiated and with same polarity
- Small contribution at signal peak
- Proportionnal to Cx/Cd and preamp input impedance
- Slowed derivative if RinCd ~ tp => non-zero at peak

Inductive coupling

- Inductive common ground return
- "Ground apertures" = inductance
- Connectors : mutual inductance





Electronics noise

Definition of Noise

- Random fluctuation superposed to interesting signal
- Statistical treatment

Three types of noise

- Fundamental noise (Thermal noise, shot noise)
- Excess noise (1/f ...)
- Parasitics -> EMC/EMI (pickup noise, ground loops...)



Electronics noise

Modelization

- Noise generators : e_n, i_n,
- Noise spectral density of e_n & i_n: S_v(f) & S_i(f)
- Sv(f) = $| \mathcal{F}(e_n) |^2 (V^2/Hz)$

Rms noise Vn





Calculating electronics noise

Fundamental noise

- Thermal noise (resistors): Sv(f) = 4kTR
- Shot noise (junctions) : Si(f) = 2qI

Noise referred to the input

- All noise generators can be referred to the input as 2 noise generators :
- A voltage one e_n in series : series noise
- A current one i_n in parallel : parallel noise
- Two generators : no more, no less... why ?
 To take into account the Source impedance

Golden rule

- Always calculate the signal before the noise what counts is the signal to noise ratio
- Don't forget noise generators are V²/Hz => calculations in module square
- Practical exercice next slide

Sw(f)= 4kTR R f_{a} f_{b} f_{b}





Noise generators referred to the input

Noise in charge pre-amplifiers

2 noise generators at the input

- Parallel noise : (i²) (leakage currents)
- Series noise : (e², (preamp)

Output noise spectral density :

- Sv(ω) = ($i_n^2 + e_n^2 / |Z_d|^2$) / $\omega^2 C_f^2$ = $i_n^2 / \omega^2 C_f^2 + e_n^2 C_d^2 / C_f^2$
- Parallel noise in 1/w²
- Series noise is flat, with a « noise gain » of C_d/C_f
- rms noise V_n
 - $V_n^2 = \int Sv(w) dw/2\pi \to \infty$ (!)
 - Benefit of shaping...



S, (V"/JHz

Equivalent Noise Charge (ENC) after CRRCⁿ



Equivalent Noise Charge (ENC) after CRRCⁿ

A useful formula : ENC (e- rms) after a CRRC² shaper :

ENC = 174 $e_n C_{tot} / \sqrt{t_p} (\delta) \oplus 166 i_n \sqrt{t_p} (\delta)$

- e_n in nV/JHz, i_n in pA/JHz are the preamp noise spectral densities
- C_{tot} (in pF) is dominated by the detector (C_d) + input preamp capacitance (C_{PA})
- t_p (in ns) is the shaper peaking time (5-100%)



ENC for various technologies



MOS input transistor sizing

Capacitive matching : strong inversion

- g_m proportionnal to W/L JI_D
- C_{GS} proportionnal to W*L
- ENC propotionnal to $(Cdet+C_{GS})/Jgm$
- Optimum W/L : C_{GS} = 1/3 Cdet
- Large transistors are easily in moderate or weak inversion at small current

Optimum size in weak inversion

- g_m proportionnal to I_D (indep of W,L)
- ENC minimal for C_{GS} minimal, provided the transistor remains in weak inversion



I_D/W [A/m]

Current preamplifiers :

- Transimpedance configuration
 - $V_{out}(\omega)/i_{in}(\omega) = -R_f/(1+Z_f/GZ_d)$
 - Gain = R_f
 - High counting rate
 - Typically optical link receivers



Current sensitive preamp

Easily oscillatory

- Unstable with capacitive detector
- Inductive input impedance
 L_{eq} = R_f / ω_C
- Resonance at : $f_{res} = 1/2\pi \int L_{eq}C_d$
- Quality factor : Q = R / $\int L_{eq} / C_d$
 - Q > 1/2 -> ringing
- Damping with capacitance C_f
 - $C_{\rm f}=2 \int (C_{\rm d}/{\rm R}_{\rm f} G_0 \omega_0)$
 - Easier with fast amplifiers





 \geq

High speed transimpedance amplifier

80

40

0

- Fast transimpedance amplifiers
 - Rf= 25k Cf=10fF
 - SiGe process
 - 15 GHz gain-bandwidth product

40 Gb/s transimpedance for optical

- Simple architecture (CE + CC)
- SiGe bipolar transistors
- CC outside feedback loop
- « pole splitting »







sept 2008

Charge vs Current preamps

Charge preamps

- Best noise performance
- Best with short signals
- Best with small capacitance

Current preamps

- Best for long signals
- Best for high counting rate
- Significant parallel noise

Charge preamps are <u>not slow</u>, they are <u>long</u>

Current preamps are <u>not faster</u>, they are <u>shorter</u> (but easily unstable)



f(Hz)

ADCs : G.D.A.S.A.P.

- The era of G.D.A.S.A.P. : « go digital as soon as possible »
 - Spectacular evolution of ADCs : more bits, faster, less watts
 - Propelled by evolution of technologies and telecom
- Has revolutionnized signal processing
- Now coming inside the ASICs



Analog memories

Switched Capacitor Arrays (SCAs)

- Store signal on capacitors (~pF)
- Fast write (~ GHz)
- Slower read (~10MHz)
- Dynamic range : 10-13 bits
- depth : 100-2000 caps
- Unsensitive to cap absolute value (voltage write, voltage read)
- Low power
- Possible loss in signal integrity (droop, leakage current)





Principle of a « voltage-write, voltage-read » analog memory

The MATACQ chip: an oscilloscope on a chip

- Based on the Sampling Matrix principle: evolution of the sampling DLL technique.
- Also includes 10ps precision TAC for trace synchronisation...
- AMS 0.8µm technology
- 2560 samples.
- < 1µs readout time.
- 50 MS/s-2GS/s range.
- 300 MHz Bandwidth.
- 13.5 bit rms dynamic range

Jitter < 30 ps rms.



IEEE TNS 52-6:2853-2860,2005

used in the MATACQ (CAEN V1729) board.

used to read fast photodetectors in small scale experiments or test benches

EXT DIFE

);

0.1

()

00

00

00

0.0

Digital filtering

- Linear sums of sampled signal
 - Finite Impulse Response (FIR)
 - made possible by fast ADCs (or analog memories)...
- Signal : s(t)=Ag(t)+b
 - A : amplitude
 - G(t): normalised signal shape
 - B:noise
 - Sampled signal : s_i=Ag_i+b_i
- Filter : weighted sum Σ a_i s_i
 - $a_i = \Sigma R^{-1}_{ij} g_i$
 - R = autocorrelation fonction
 - g_i = signal shape
 - (0, 0.63, 1, 0.8, 0.47)
 - $= S = \Sigma_{i=1}^{n} a_{i} s_{i}$



Exemple : ATLAS "multiple sampling"

©L. Serin (LAL)

Slowing down the signal

- Reduction of series noise
- Similar to a simple integration
- Accelererating the signal
 - Reduction of pileup noise
 - Similar to a differentiation
- Measuring the timing

Some questions

- How does-it compare to an analog a filter
- How many samples are needed ?^{*}
- What accuracy is needed on the waveform and on the autocorrelation ?
- What analog shaping time is needed
 ?
- Is the analog filter really useful ?



(R)evolution of analog electronics (1)

Acces to microelectronics





(R)evolution of analog electronics (2)

- ASICs : Application Specific Integrated Circuits
 - Access to foundries through multiproject runs (MPW)
 - Reduced development costs : 600-1000 €/mm² compared to dedicated runs (50-200 k€)
 - Full custom layout, at transistor level
 - mostly CMOS & BiCMOS

Very widespread in high Energy Physics

- High level of integration, limited essentially by power dissipation and parasitic couplings (EMC)
- Better performance : reduction of parasitics
- Better reliability (less connections)
- But longer developpement time



Processing of ASICs

© Intel

From Sand to ICs...



sept 2008

C. de La Taille

Evolution of technologies



SiGe Bipolar in 0.35µm monolithic process



15 nm MOSFET (2005)



5 µm MOSFET (1985)



First planar IC (1961)



sept 2008

C. de La Taille

Evolution of CMOS technologies

© R. Hermel





990 2000	2010				
Microprocesseur	4004	8086	i386	Pentium	Pentium 4
Année	1971	1978	1985	1993	2000
Nb. Bits	4	16	32	64	64
Horloge (Hz)	108k	10M	33M	66M	1.5G
Mémoire adressable (bytes)	640	1 M	16M	4G	64G
Technologie (μm)	10	3	1	0.8	0.18
Nb transistors	2300	29000	275000	3.1M	42M
Tension alim (V)	12	5	5	5/3.3	1.3 interne

4004

C. de La Taille

« CMOS scaling »

Reduction of dimensions

- Gate length : L
- Oxide thickness : t_{ox}

Reduction of power supplies

Reduction of power dissipation

Improvement of speed in 1/L²

- Transconductance : g_m a W/L
- Capacitance : C a WL
- speed : $F_T = g_m/C a 1/L^2$
- Reduction of costs (?)
 - Increase of integration density
- Radiation hardness in bonus !
 - Less trapping in gaye oxide





Principle of Nchannel MOSFET

Evolution of CMOS technologies (2)

- Differences between analog/mixed signall and digital technologies
 - Very fast evolution of digital technologies (faster design migration)
 - More « perene » analog technologies (SiGe, BiCMOS...) (driven by mobile telecom and automotive)
 - A visible split occuring
- More difficult analog design in low voltage
 - « no more headroom for signals »



Semiconductor Industry Roadmap



SiGe technology

Faster bipolar transistors for RF telecom

- Better mobility and FT
- Better current gain (beta)
- Better Early voltage
- Interesting improvement at low T

Compact CMOS (0.25 or 0.35µm) for mixedsignal design





Cost of ASICs

- MPW (multi-project wafers)
 - CMOS 0.35μm (AMS) : 650 €/mm2
 - BiCMOS SiGe 0.35 μm (AMS) : 900 €/mm2
 - CMOS 0.13μ (STm) : 2500 €/mm2
 - CMOS 90 nm (STm): 5000 €/mm2
 - Usually a few 10 to 100 pieces in a MPW run

Production runs

- Masks : 91 k€ (CMOS 0.35μm)
- 8" wafers : 4 k€, useful area : 25 000 mm2 = several thousands of chips

Packaging

- Ceramic : 20-30€/chip
- Plastic : 2k€ + 1-2 €/chip

Example : chip 10mm2 16 channels

- 100 chips (MPW) : 120€/chip, 7€/channel
- IO 000 chips (4wafers): 12€/chip < 1€/channel</p>







(R)evolution of digital electronics (1)

From stacks of circuits to FPGAs : progammable gate arrays



(R)evolution of digital electronics (2)

- Schematic -> High level languages (Verilog, VHDL)
 - Example 8 bit comparator

VHDL comparator :

port (raz : in std logic;

result : out std logic

<u>`0'</u>

entity comparator 8 is

end entity comparator 8;

);

result <=

74LS866



begin



(R)evolution of digital electronics (3)

Reduction of digital logic levels

- 1980 : TTL : 0-5 V
- 2000 : LVDS : Low Voltage (± 400 mV) Differential Swing
- Better signal integrity (EMC)
- Reduction of power supplies 5V -> 3.3V -> 2.5V -> 1.2V

Components : the revolution of FPGAs :

- Field Programmable Arrays (Altera©, Xilinx©)
- 4-40 millions gates (55M in a Pentium4)
- RISC 32bits processors
- 10 Mbits resident memory
- 2000 pins 1300 I/O (inputs/outputs)
- 300 MHz operation





Electromagnetic compatibility (EMC-EMI)

Coexistence analog-digital

- Capacitive, inductive and common-impedance couplings
- A full lecture !
- A good summary : there is no such thing as « ground », pay attention to current return



Effect of radiations on components

TID : total ionising dose effects

- Charge trapping in gate oxide
- Alleviated in thin oxides (Deep SubMicron DSM)
- Radiation tolerant layout techniques designed by CERN RD49 in 0.25µm
- NIEL : non ionising energy loss
 - Cristal damage with neutrons
 - Beta drop in bipolar transistors

SEU : Single Event Effect

- Effect of large ionising impact : local charge deposition on critical nodes
- SEU : single event Upset = bit flip
- SEL : single Event Latchup : thyristor setting -> destructive !





Radiation hardness : space vs LHC

- Mission Time
- Service
- Electronics Reliability
- Total Dose Requirements
- Non Ionizing Energy Loss (N)
- Single Event Upsets

=> Similar requirements

<u>Space missions</u> 10-15 years Not Possible High 10 -100 krad ~0 LHC experiments 10 years Impractical High 1 krad - 10 Mrad 10¹³-10¹⁵ N/cm2

IC's SEU characterised No Critical SEU Accepted



Examples and trends

- More pixels => more integration
- System on chip => more integration !
- 3D integration : still more integration !

MAROC : 64 ch MAPMT chip for ATLAS lumi

- Complete front-end chip for 64 channels multi-anode photomultipliers
 - Auto-trigger on 1/3 p.e. at 10 MHz, 12 bit charge output
 - SiGe 0.35 μm, 12 mm2, Pd = 350mW



Active board pictures



MAROC2 chip bounded at CERN

64 ch PMT



MAROC side



Lattice side

sept 2008

MAROC Efficiency curves



MAROC 2: Charge output Wilkinson ADC



- Measurements performed with the internal Wilkinson ADC
- Linearity of ± 2% approximately

sept 2008

PMm² : large photodection area

- "PMm2" (2006 2009), funded by the ANR : LAL, IPNO, LAPP and Photonis
- Replace large PMTs (20") by groups of smaller ones (12")
 - central 16ch ASIC (MAROC like)
 - 12 bit charge + 12 bit time
 - water-tight, common High Voltage
 - Only one wire out (DATA + VCC)
 - Target low cost
 - Reuse many parts from MAROC & SPIROC
- Application : large water Cerenkov neutrino
 - Ins time resolution
 - High granularity
 - scalability



SPIROC : SiPM readout ASIC

- Silicon Photomultiplier Integrated Read Out Chip
 - Evolution from FLCSiPM
 - 36 channels
 - Charge measurement (15bits)
 - Time measurement (< 1ns)
 - many SKIROC, HARDROC, and MAROC features re-used
 - Submitted in june 07 in SiGe 0.35 µm AMS
- Collaboration with DESY for ILC hadronic calorimeters
 - 9000 channels used in test beam in 2004-2008
 - Production in 2009 for Eudet module





SPIROC : one channel





SPIROC performance

Good analog performance

- Single photo-electron/noise = 8
- Auto-trigger with good uniformity
- Complex chip : many more measurements needed



Idef-X 2.E for ECLAIRs.

- -32 channels. Muxed output
- -2.2 mW/ ch.
- -Slow control => many parameters tunable
- -Self triggered /1 Thresh/channel.
- 1μ s-10 μ s selectable shaping.
- -deal with both signal polarities.
- -Peak detector, ~200mV/fC.
- -sparsification and « smart » readout.







Idef-X: performances



Fig. 4. Influence of the input additional capacitance. As expected, the lowest sensitivity of the chip to the input capacitance on its noise performance is obtained at the highest peaking time: at 6μ s, the slope is evaluated to $6e^{-}/pF$. The comparison of these plots with the ENC values obtained in config (a) is done to extract the parasitic capacitance of the detector based

Low Thresh. << 4keV

Production for flight model out from fab in may 2008

16681 : CdTa Pt/Pt 4.sin£ mm² / 1809 / 0^6 ECLAIRs IDeF-X V1.0: CeTe Is/Ft 4:4e1 mm³ 600V / 24°C RAT IDeF-X #1.0 : CoTe In/Pt 2sta0.6 mm³ 407 / 14°C FW/HM 0.73 beV FWH8 (0.9 keV i drate) 600 500 735eV 400 Counts 300 1keV 200 100

Fig. 6. Spectrum of an ^{241}Am source obtained with a $4.1 \times 4.1 \times 0.5 \ mm^3$ CdTe detector equipped with a Schottky contact at the anode. The cathode is $2 \times 2 \ mm^2$ pixel surrounded by a 1 mm guard ring. The detector is biased under 330 V at 22°C and is connected to the channel #8 of IDeF-X V1.0 at a 6µs peaking time. The best spectrum is obtained at the highest peaking time because of the very low leakage current of the detector.

30 40 Energy (keV) 50

60

70

10

20

IDeF-X family : radiation hardness.

- IDeF-X V1.0
 - TID: Irradiation with 60CO @ 500rad/h up to 1 Mrad



CALISTE 64 : 3D Xray microcamera for SIMBOL-X

A hybrid component based on a 3D Plus space proof technology.



Four micro PCB perpendicular to detection plan.

- Four ASICs to read out 2 rows of eight pixels each.
- Lateral routing to share signals between ASICs.

3D technology

- Increasing integration density, mixing technologies
- Wafer thinning to $<50 \ \mu m$
- Minimization of interconnects
- Large industrial demand
 - Processors, image sensors...





C. de La Taille

sept 2008

3D technologies

Wafer stacking



Die to Wafer

Wafer to Wafer

Die to Wafer bonding - Permits use of different size Wafers - Lends itself to using KGD (Known Good Die) for higher yields



ICV : Inter-Chip vias

Alloy

Fraunhofer

IZM

Institut

Zuverlässigkeit und Mikrointegration

- Processes « via first » and « via last »
- Diameters : 1 μm to 50 μm
- Aspect ratio ~10



Cu

Hole etching and chip thinning

diffused Copper / Tin Alloy

Conclusion

A real move towards "smart sensors"

micro-electronics getting closer to detector

- Unavoidable with increase of channels number
- Cost reduction

Backend more and more integrated

- Integration of ADC
- Signal processing
- Loading of parameters
- Coming up : 3D integration
- 4-side abuttable sensors





